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Abstract 
    The ePUMA is a novel parallel DSP platform based on master-multi-SIMD architecture. The essential technology 
is to use separated data access kernels and algorithm kernels to minimize the communication overhead of parallel 
processing by running the two types of kernels in parallel. In this paper, a high definition motion JPEG encoder based 
on ePUMA platform is introduced. The ePUMA processor is re-configured and acts as the main processing unit of the 
encoder. The motion JPEG encoder is implemented on the FPGA development board. Results show that the encoder 
can process high definition video with 1920x1080@30fps.  
© 2011 Published by Elsevier Ltd. Selection and/or peer-review under responsibility of Harbin University 
of Science and Technology 
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1. introduction 
    ePUMA [1], [2] is a domain-specific embedded heterogeneous 9-core chip multiprocessor with a unique 
design for low power and high silicon efficiency for high-throughput DSP and image processing 
computations in emerging telecommunication and multimedia applications[3]. The ePUMA platform is 
based on master-multi-SIMD architecture. The essential technology is to separate the data access from the 
data processing. Thus there is no explicit time for data access by running the data access kernels and 
algorithm kernels in parallel. High processing performance can be achieved by ePUMA platform for 
some applications. 
    Motion JPEG is a widely used video encoding standard. It compresses separately each frame of the 
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video sequence in JPEG format[4],[5]. A high definition motion JPEG encoder is introduced in this paper 
which is a case study for the ePUMA platform. The goal of this encoder is to demonstrate the 
performance of ePUMA platform. As ePUMA is a scalable platform, it is reconfigured to meet the 
requirements of motion JPEG encoder. Besides the master core, only four out of the eight SIMD cores are 
used to implement the motion JPEG encoder. Results show that the reconfigured ePUMA can fulfil the 
requirements of motion JPEG perfectly.  
     The architecture of ePUMA platform will be introduced in section 2. And an overview and detailed 
design of the motion JPEG encoder will be described in section 3 and section 4. Section 5 will give the 
implementation of the encoder and finally conclusion will be drawn in section 6.   
2. Architecture of ePUMA 
    The ePUMA master-multi-SIMD architecture is illustrated in Fig. 1(a). It consists of one master 
controller, eight SIMD coprocessors, and a memory subsystem for the on-chip communication. The 
master processor executes the sequential task in an application algorithm, while the SIMD cores run the 
parallelizable portion of the algorithms. Each SIMD has a local program memory (PM) and data memory 
(DM). DM is a vector memory which can exchange data with main memory through the central DMA 
controller. The vector data from one SIMD could also be sent to any other SIMD(s) by the packet based 
interconnection network with eight switching nodes[2].
                  
Fig. 1. (a)Architecture of ePUMA       (b) memory hierarchy 
    Fig. 1(b) shows the memory hierarchy of ePUMA. The memory hierarchy consists of three layers. The 
highest layer is the off-chip main memory, which is with a low clock rate and has the longest access 
latency from the processing cores. The local memory as the second level computing buffer includes both 
data memory and program memory. The master controller uses two data memories and a cache as the 
local program memory. The SIMD processors use eight-bank vector memory as the local data buffer and 
a simple scratchpad memory for program. The lowest layer in the memory hierarchy is the register files in 
the master and SIMD processors[2].
3. Overview of the motion JPEG encoder 
    The whole system for motion JPEG encoding is composed of video capture unit, data processing unit 
and results storing unit. Fig. 2 shows the block diagram of the motion JPEG encoder. The whole system 
combines the high performance processor and some specific accelerators to improve the performance. 
The video signals are captured by the video camera and then pre-processed by some specific circuits,   
such as synchronizing unit, frame counter and format converter which translates Bayer's format to RGB 
format. After pre-processing，video streams will be stored in the DDR memory. ePUMA is the main 
process unit of this encoder. It gets video data from DDR memory and processes the data by motion JPEG 
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specification. Then ePUMA will send data to a buffer for Huffman encoding. The Huffman encoder is 
another accelerator to perform the Entropy Coding. After encoded, the compressed data will be stored 
into USB disk by the USB controller. Finally a compressed video stream is stored in the USB disk and 
can be replayed on your computer. 
Fig. 2 block diagram of motion JPEG encoder
4. Detailed design of motion JPEG encoder 
4.1. data preparation 
    Before compressed by ePUMA processor, the video signals must be captured and pre-processed firstly. 
A 500M pixels video camera from Terasic Co. Ltd was selected in this project to capture the video signal. 
A camera controller was designed to control the camera to obtain the high quality and proper resolution. 
The camera controller was made up of clock generator and parameter configuration unit. The clock 
generator generated correct clock signal for the camera. The parameter configuration unit provided proper 
parameters for camera to get the satisfied image, including the resolution, the gain adjustment for three 
colours, and so on. 
    The captured data from the video camera was in Bayer's format. To simplify the processing in ePUMA 
processor, data in Bayer's format were translated into RGB format before sent into ePUMA processor. Fig. 
3 shows an example of image in Bayer's format, in which only one colour value is sampled for one pixel.  
Bilinear interpolation algorithm is used to construct the RGB image from Bayer's format.  That is, the 
average value of all the same colour values in adjacent pixels will be used as the colour value for one 
pixel. For example,  
      G34 = (G33 + G24 + G35 + G44)/4 
      B34 = (B43 + B45 + B23 + B25)/4 
      R35 = (R34 + R36)/2 
Fig. 3 Bayer's format (R: red, G: green, B: blue, the number after the colour stands for the coordinates of the pixel)  
    It can be seen that data in three lines will be used for interpolating. So a three-line buffer is designed to 
pipeline the data, as shown in Fig. 4.  There are three consecutive line buffers and the length of each line 
buffer is equal to the row size of the image. Two registers are designed to buffer the outputs the of each 
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line buffer. A 3*3 matrix will appear on the outputs of line buffers and the registers as shown in Fig. 4
which is corresponding a 3*3 block in the image. So the three colour values for the central pixel will be 
generated. In each clock cycle, one datum is fed into the line buffer and the RGB values for one pixel are 
worked out.   
Fig. 4 three-line buffer architecture 
4.2. ePUMA configure and programming 
    The ePUMA is the main processor of the video encoder. According to the requirements of the encoder, 
ePUMA is reconfigured. Only 4 SIMD cores together with the master processor are chose in this project. 
The master core acts as the management unit. It controls the DMA to move video stream from DDR 
memory to the local memories of each SIMD processor and to move the results from the local memories 
to the buffer for Huffman encoder. Moreover, the master also controls four SIMD processors to start their 
works at the right time.    
                 
Fig. 5 (a) data flow architecture of the encoder      (b) image is partitioned into slices 
    In order to compress the video in parallel, each image is partitioned into several slices in vertical, as 
shown is Fig. 5(b). According to the motion JPEG specification, each slice consists of 16 lines which can 
be divided by 8*8 block. The slice is the least element for SIMD to process. When compressing, the slices 
will be sent to the SIMD processors sequentially.  For example, the first slice will be sent to SIMD1 and 
the second slice will be send to SIMD2 and so on. After the fourth slice is sent to SIMD4, the fifth slice 
will be sent to SIMD1. Programs are written for the SIMD processors to compress the input video slice, 
including RGB to YUV converting, DCT transform, quantization and Zig-Zag scan. 
    In this architecture, DMA should prepare data for four SIMD processors and read out the processing 
results. So the throughput of DMA is very high. The software pipeline technique is adapted to reduce the 
data access time. The essential technique is to hide the data access time behind the data processing time. 
As shown in Fig. 6, SIMD1 will begin to work on the first slice while DMA begin to prepare data for 
SIMD2. After data are prepared, SIMD2 begins to work and DMA begin to prepare data for SIMD3, and 
so on. Thus, the time for data access is hidden by the time for data process. The four SIMD processors 
can work continuously without breaking. 
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Fig. 6 software pipeline architecture  
5. implementation results 
    This motion JPEG encoder is implemented on an FPGA board from Terasic Co. Ltd[6]. Table 1 lists the 
resources utilization of the FPGA. The results show that with 100MHz clock frequency, the encoder can 
compress high definition video with resolution of 1920*1080 @30fps.   
Table 1 resource utilization in FPGA 
Item value 
Logic utilization 41 % 
    Combinational ALUTs 125,017 / 424,960 ( 29 % ) 
    Memory ALUTs 1,636 / 212,480 ( 1 % ) 
    Dedicated logic registers 58,464 / 424,960 ( 14 % ) 
Total registers 58896 
Total block memory bits  11,538,124 / 21,233,664 ( 54 % ) 
DSP block 18-bit elements 134 / 1,024 ( 13 % ) 
6. conclusion 
    In this paper, a high definition motion JPEG decoder is designed based on reconfigured ePUMA 
platform. The architecture combined processors with accelerators is used to improve the performance. 
The main processing is performed in ePUMA processor while the data preparation and Huffman encoding 
are designed as accelerators. When programming for ePUMA processor, software pipeline technique is 
used to hide the data access time behind the data process time. The encoder is implemented on the FPGA 
board and the results show that with 100MHz clock frequency this encoder can compress high definition 
video with resolution of 1920*1080@30fps.  
References 
[1] Dake Liu, Joar Sohl, Jian Wang: Parallel Programming and its Architectures Based on Data Access Separated Algorithm 
Kernels. International Journal of Embedded and Real-Time communication Systems, 1(1), 64-84, January-March 2010.  
[2] J. Wang, J. Sohl, O. Kraigher, and D. Liu: ePUMA: a Novel Multi-core DSP Platform for Predictable Computing. 
International Conference on Information and Electronics Engineering, 2010. 
[3] Hansson, E.; Sohl, J.; Kessler, C.; Liu, D.: Case Study of Efficient Parallel Memory Access Programming for the Embedded 
Heterogeneous Multicore DSP Architecture ePUMA. Complex, Intelligent and Software Intensive Systems (CISIS), 2011 
International Conference on. Page(s): 624 - 629,2011. 
[4] Dung Trung Vo; Truong Quang Nguyen: Quality Enhancement for Motion JPEG Using Temporal Redundancies, Circuits 
and Systems for Video Technology, IEEE Transactions on Volume: 18 , Issue: 5, Page(s): 609 - 619. 
[5] Wallace, G.K.: The JPEG still picture compression standard, Consumer Electronics, IEEE Transactions on  Volume: 38 , 
Issue: 1  Publication Year: 1992 , Page(s): xviii - xxxiv. 
[6] Terasic, development board provider, http://www.terasic.com.
